

(12) UK Patent Application (19) GB (11) 2 322 736 (13) A

(43) Date of A Publication 02.09.1998

(21) Application No 9804274.0

(22) Date of Filing 27.02.1998

(30) Priority Data

(31) 60039487 (32) 28.02.1997 (33) US

(71) Applicant(s)

International Rectifier Corporation
(Incorporated in USA - Delaware)
233 Kansas Street, El Segundo, California 90245,
United States of America

(72) Inventor(s)

William F Cantarini
Steven C Lizotte

(74) Agent and/or Address for Service

Marks & Clerk
57-60 Lincoln's Inn Fields, LONDON, WC2A 3LS,
United Kingdom

(51) INT CL⁵

H01L 21/762 // H01L 27/04 31/06

(52) UK CL (Edition P)

H1K KGAX KGCCCT K1AA1 K1AA9 K1CA K1EB K11B4
K11C1A K11D K5B2 K9C1 K9D1 K9N3 K9R2

(56) Documents Cited

GB 2148593 A GB 2148591 A EP 0653785 A2
EP 0615286 A2 EP 0459397 A2 EP 0451454 A2
EP 0435550 A2 US 4546538 A

(58) Field of Search

UK CL (Edition P) H1K KGCCCT
INT CL⁵ H01L

(54) Abstract Title

Forming trench isolation regions in integrated circuits

(57) Initially N+ diffusion regions 20,21,22 and P+ diffusion regions 25,26,27 are formed in a lightly doped P type wafer 10. Individual spaced cells or tubs are then formed by etching an array of intersecting trenches between the P+ diffusion regions. The trenches extend through the wafer to a predefined depth and are filled with a dielectric 50,51 and with polysilicon 52,53 to insulate each of the tubs. At least one diffusion region of each cell is connected to a diffusion region of an adjacent cell by contact strips 70,71 to connect each of a predetermined number of the cells. Each cell may comprise a photovoltaic generator for controlling an MOS-gated device integrated into the same chip. The device may be a lateral or vertical MOSFET or a lateral or vertical IGBT.




FIG. 4

GB 2 322 736




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8

2322736

- 1 -

INTEGRATED PHOTOVOLTAIC SWITCH WITH
INTEGRATED POWER DEVICE

10 This invention relates to semiconductor devices and more specifically, relates to a novel structure for such a device in which an array of planar cells are formed in a single silicon wafer and are dielectrically isolated from one another and in which one or more power devices can be integrated into the same chip as the planar cells.

15 It is often desirable to utilize a semiconductor device formed of a large number of cells. Photovoltaic generators (PVGs), for example, are well known and are commonly used for producing a control signal for a solid state relay. Such devices employ an
20 LED which is energized by input terminals to irradiate the photosensitive surface of a spaced and insulated photovoltaic device. The output of the photovoltaic device may serve as the input to a switching device, such as a MOS-gated device, typically a power MOSFET or IGBT,
25 which has load terminals which are switched "on" in response to the energization of the LED. The input and output terminals of the relay are isolated by the gap between the LED and the photovoltaic device. Commonly, the photovoltaic device consists of a large number of

series-connected photovoltaic cells in order to produce a voltage sufficiently high to turn on the power switching device. Such devices are well known and are sold under the name "PVI" (photovoltaic isolator) by the
5 International Rectifier Corporation of El Segundo, CA, the assignee of the present invention.

The plural cell photogenerator can be made in many different ways. One known generator employs a stack or pile of photovoltaic cells as shown in U.S. Patent
10 Nos. 4,755,697 and 4,996,577, both to Daniel M. Kinzer. Other devices employ a planar array of cells which are junction isolated from one another and are connected in series at their surfaces. Still other devices are known in which individual cells disposed over the surface of a
15 silicon chip are junction-isolated from one another or may be dielectrically isolated, as shown in U.S. Patents Nos. 4,227,098 and 4,390,790. The prior art devices, however, have the drawback of being expensive to manufacture as well as having low manufacturing yields.

20 Alternatively, a planar array of photovoltaic generating cells are formed in a dielectrically bonded silicon wafer. A relatively thick "handle" wafer is oxide bonded to, as well as insulated from, a thin device wafer in which the junctions are formed, as shown in U.S.
25 Patent No. 5,549,762 to the present applicant. This device, however, requires a relatively expensive starting wafer.

It is therefore desirable to produce a
30 photovoltaic generator that can be formed of a large number of insulated cells which can be connected in series to produce a turn-on signal for a power MOS-gated device but which is easily manufactured and integrated

with the MOS-gated device using existing reliable processing equipment and techniques.

5 It is also desirable to produce other devices that can be formed of a large number of insulated cells which can be connected but which are easily manufactured and integrated with other devices.

10 The present invention provides a novel device structure which includes a trench structure that is used to dielectrically isolate the respective cells of a multiple cell semiconductor device formed in a single wafer.

15 One or more N+ or P+ diffusions may be first formed in a lightly doped P or N type starting wafer. Alternatively, these diffusions can be formed after the trench processing is completed. Individual planar and spaced cells or tubs are then formed by etching an array of intersecting trenches which surround the diffusions. The trenches extend to a predefined depth and are filled with a dielectric and with polysilicon to dielectrically insulate each of the cells. The diffusions of the various cells are connected to one or more diffusions of an adjacent cell to connect a predetermined number of the cells in series or in parallel.

20 25 The back side of the silicon is then ground off at least to the level of the bottom of the trenches, and an insulating oxide may be deposited on the back surface. A beam support may be used to insure that the trenched, ground wafer holds together.

30 In accordance with the present invention, dielectrically isolated, planar photovoltaic generating cells may be formed in a single wafer and, furthermore,

may be integrated with one or more power devices in the same wafer.

5 A plurality of N+ (or P+) diffusions are formed in a lightly doped P type (or N type) starting wafer and are each enclosed by a ring shaped P+ (or N+) contact diffusion. Note that these diffusions can be made at the end of the process. Individual planar and spaced cells or tubs are then formed by etching an array of intersecting trenches between the P+ (or N+) contact
10 diffusions. The trenches extend to a predefined depth and are then filled with a dielectric and with polysilicon. The substrate is then thinned to dielectrically insulate each of the tubs. The N+ top contact of each cell is connected to the P+ contact of an
15 adjacent cell to connect each of a predetermined number of the cells in series.

An MOS-gated device may be integrated into the same chip as the photovoltaic generator structure in a
20 trench or an untrenched area of the wafer. The MOS-gated device, which may a lateral or vertical MOSFET or a lateral or vertical IGBT, is formed prior to the grinding of the back side of the wafer and may be formed prior to or subsequent to the formation of the photovoltaic generator cells or may be formed by some processing steps
25 that are common with those of the photovoltaic generator cells.

30 The upper surface of the device is then exposed to light, such as the radiation output of a spaced LED, to produce output voltages from each of the cells. These outputs, which are connected in series, produce a signal which can control the switching of the MOS-gated device.

In accordance with a further aspect of the invention, significantly, other devices can be integrated

into other dielectrically isolated cells of the wafer. For example, MOS-gated devices such as BJTs, MOSFETs, IGBTs, GTDs and the like can be formed in other isolated cells of the common wafer. Contact circuits can also be
5 integrated in other isolated wells. The devices integrated in other wells can be lateral conduction devices, or even vertical conduction devices in which the cells containing vertical conduction devices will also contain a bottom contact. Significantly, the entire
10 wafer can be used with all cells containing various circuit components to be interconnected to form a particular circuit.

Other features and advantages of the present invention will become apparent from the following
15 description of the invention which refers to the accompanying drawings.

The invention will now be described in greater detail, by way
20 of example only and with reference to the drawings in which:

Figure 1 shows a cross-section view of a portion of a device wafer following the diffusion of spaced, shallow N⁺ regions. Note that this step can be carried out after the step of Figure 5.

25 Figure 2 shows the wafer of Figure 1 following the diffusion of shallow P⁺ contact regions.

Figure 3 shows the wafer of Figure 2 after the formation of isolation trenches which separate and define isolated cells or tubs.

30 Figure 4 shows the wafer of Figure 3 following the formation of an oxide layer on the interior walls of the trenches and a polysilicon region within the trenches

to dielectrically isolate the cells, the deposition and patterning of an overlying oxide layer, and the deposition and patterning of a contact metal layer.

Figure 5 shows the wafer of Figure 4 after grinding the back side of the wafer and the formation of an insulating layer on the back side of the wafer.

Figure 6 shows a top view of a portion of the device of Figure 5 showing the contacts that connect the devices in series.

Figure 7 shows an alternative embodiment of a photovoltaic generator device formed in an N-type substrate according to the invention.

Figure 8 shows another embodiment of the invention in which a lateral MOSFET is formed in the same substrate as the device of Figure 5.

Figure 9 shows a further embodiment of the invention in which a lateral IGBT is formed in the same substrate as the device of Figure 5.

Referring first to Figure 1, there is shown a cross-section view of a portion of a silicon wafer substrate 10. An implant mask layer, which is typically silicon dioxide is grown atop the front surface of the wafer. Then, using a suitable photolithography technique, a conventional photoresist layer is applied to the top surface of the oxide layer and is patterned to form an array of rectangular or other shaped openings therein. The exposed portions of the oxide is then etched away, and the photoresist is stripped. N-type dopants, such as phosphorous or arsenic, are then implanted into the silicon through the openings in the

oxide. The implant is next driven in to form shallow N+ diffusions 20, 21 and 22.

5 The oxide layer 18 is then removed, and another masking oxide layer 30 is grown atop the front surface of wafer 10. Alternatively, the first oxide layer 18 is removed prior to the drive-in of N+ diffusions 20 to 22, and the second oxide layer 30 is grown concurrent with the drive-in of the N+ diffusions.

10 A photoresist layer is then deposited atop oxide layer 30 and then patterned to define openings for contact diffusions which are typically ring shaped. The exposed portions of the oxide are then etched, the photoresist is removed and a shallow boron dose is implanted into the exposed silicon surface areas to form P+ contact rings 25, 26 and 27, shown in Figure 2. Alternatively, a central P+ collecting finger that extends from the P+ rings 25, 26 and 27 can also be disposed at the center of each N+ diffusion. Following the implant step, there is a drive-in of the implant. 20 The oxide layer 30 may be removed either before or after the drive-in step.

It should be noted that the implant energies and doses, as well as the drive-in times and temperatures, can be determined based on the desired dopant distributions using methods known in the art. 25

Thereafter, the device is processed to form a grid of deep trench isolations 40 which surround and isolate each of the P+ contact regions and extend into the silicon substrate 10 to a depth of about 80 to 130 microns. Portions of the trench are shown in Figure 3 in cross-section as portions 40a, 40b and 40c. The trenches create dielectrically isolated tubs or cells in substrate 30

10. The trenches may be typically formed using known photolithographic patterning and etching steps.

After the trench array 40 is formed, a thin oxide layer or other dielectric layer such as TEOS is thermally grown or deposited on the interior walls of the trench and is shown in Figure 4 as oxide layers 50 and 51. The trenches are then filled with polysilicon 52. In addition to filling the trench, the polysilicon and dielectric layers are also deposited on the top of the front surface of the wafer and are each removed by respective plasma planarization etch steps. Thus, a plurality of identical dielectrically isolated photovoltaic generator cells is formed in substrate 10. The thickness of the dielectric 50 and 51 is chosen to optimize reflectance of the radiation at the interface with the silicon 10 to improve the efficiency of the device and/or increase the dielectric isolation between cells.

If desired, the diffusion patterns for the cells can be formed at this stage of the process.

After forming the dielectrically isolated tubes or cells, an overlaying oxide layer 60 is deposited atop the front surface of the wafer 10. A photolithographic masking step and an etching step are then used to pattern the oxide to form contact openings to the N+ and P+ regions.

Thereafter, a contact metal layer is deposited atop the oxide layer 60 and is etched to form contact strips 70, 71, 72 and 73, shown in Figures 4 and 6, to connect the N+ diffusion of a cell to the P+ contact diffusion of an adjacent cell.

Then, the wafer may be coated with a protective transparent coating. The back surface of the wafer is

then ground away until the bottom of trench 40 is reached. The portion of dielectric layers 50 and 51 that line the bottom of trench 40 may also be removed by polishing about 5 microns of the trench and until the dielectric layers 50 and 51 are exposed on the bottom of the surface of the substrate. Thus, a wafer having a thickness of between 75 to 125 microns thick remains. Thereafter, a passivation layer 80 of silicon dioxide or other dielectric is deposited on the back side of the wafer, as Figure 5 shows.

The wafer may then be diced into units of a predefined number, typically 16, of series connected cells which have respective solder pad terminals (not shown) to produce devices which can generate a voltage when illuminated by an LED to turn on an MOS-gated power device.

Preferably, the grid of deep trenches 40 are disposed along the 100 and 001 planes for a <100> material. As an example, when <100> oriented starting material is used, the scribe lines (and trenches) are located in the <110> and <111> planes. Because the wafer is ground very thin by the back surface removal, the trenches can be oriented at a 45° angle to the <110> and <111> planes, thus increasing the mechanical ruggedness of the substrate.

Figure 7 shows another embodiment of the invention in which an array of rectangular or other shaped shallow P+ diffusion 120 to 122 and substantially square ring shaped N+ contact diffusions 125 to 127 are formed in an N- substrate 110. The P+ diffusions and N+ contact diffusions are first formed in a manner similar to the process shown in Figures 1 and 2 except for the substitution of the respective dopants and the

corresponding changes in implant dose and energy as well as drive-in time and temperature. The remaining steps of the process are substantially the same as those shown in Figures 3 to 6 as shown by the regions having the same reference numerals in both embodiments representing the same structures. The devices are also interconnected in the manner shown in Figures 5 and 6.

Advantageously, the devices shown in Figures 1 to 6 and Figure 7 are formed using a simple, relatively inexpensive starting wafer, thus reducing the cost of the device. As a further advantage, the more expensive processing steps, namely the trench formation and the trench filling with dielectric and polysilicon, can be formed towards the end of the process after three of the five lithographic steps have been completed and after formation of the P⁺ and N⁺ diffusions. Thus, errors in aligning the photolithographic masks and in doping and driving in the diffusions can be detected prior to relatively more expensive trench formation steps.

Figure 8 shows another embodiment of the invention in which the photovoltaic generator cells that are formed in the process of Figures 1 to 6 are integrated with a lateral high voltage N channel MOSFET in the same P type substrate and are isolated from each other by the same deep trenches that isolate the respective PVG cells. The PVG cells are connected to the gate of the MOSFET to drive the MOSFET.

The MOSFET is preferably formed of ring-shaped polygonal cells, such as square, rectangular or hexagonal cells, though interdigitated structures may be formed. The N channel MOSFET shown in Figure 8 may be formed by one of a number of known processes for forming a lateral MOSFET. In Figure 8, for example, a uniform implant of

phosphorus is first applied to the bare silicon surface over the active regions of the MOSFET. The phosphorous implant is next driven deep below the top surface of the wafer 10 to form an ultra-deep N type region 230. The initial ultra-deep N⁺ implant is followed by a very long drive time.

In the next step in the process, an oxide layer is grown atop the surface of the wafer, and a photoresist layer is deposited atop and then appropriately patterned to define windows. The oxide and the underlying thin oxide are then etched through the spaced windows in the photoresist to expose the silicon surface. Thereafter, the photoresist is removed and a heavy boron dose is implanted deep into the exposed silicon surface areas to form the deep central body portions of region 232. Following the implant step, there is typically a short initial drive in of the implant.

Thereafter, oxide segments are grown over the P⁺ region 232. The P⁺ regions are initially driven to a short depth to avoid a substantial depletion of the surface boron during the growth of these oxide segments. A photoresist layer is then deposited atop the surface and patterned to define a window pattern by which all oxide except that overlying the P⁺ region 232 is etched away. The photoresist layer is subsequently removed and a thin gate oxide layer 240 is grown over the fully exposed active area of the wafer.

A polysilicon layer 242 is then deposited atop the wafer and a photoresist layer is deposited atop the polysilicon. The photoresist is then patterned according to another masking step forming openings and is used as a mask to etch the polysilicon, thus forming windows above the gate oxide layer 240. Thereafter, the gate oxide

layer is etched which exposes the remaining polysilicon web and the surface of the silicon substrate, and boron is implanted through the diffusion windows. The boron dose here is much lower than that of the heavy boron dose. This boron dose, after diffusion, will merge with the higher-dose boron region and will form a low concentration P- type channel region 236 which are shallower than the P+ body portion 232 produced from the higher concentration implants. These regions are then typically driven in to reach a predetermined depth. Thus, lighter doped boron region 236, which are annular regions, are formed though it is clear that where these regions overlap the P+ region 232 they merge with one another.

The P(-) shallow "shelves" 236, which surround deep P+ region 232 are lightly doped channel regions extending beneath the gate oxide.

It will be noted that, in each drive including the P- drive in, all junctions continue to move deeper. The N- region 230 moves to a lesser degree, and P+ region 232 move to a somewhat larger degree. It is also known to those skilled in the art that as the diffusions drive deeper they also move laterally, whereby the shallow diffusion 236 ultimately diffuse under the gate oxide.

The surface is then appropriately de-glassed and arsenic atoms are implanted and are driven in to form the annular N+ source region 250 and annular drain region 254.

Thereafter, an interlayer silicon dioxide or LTO coating 60 is formed over the surface of the chip and is then coated with a photoresist layer which is photolithographically patterned to define a contact mask opening. The surface exposed through the openings in the

photoresist is then appropriately etched to expose the underlying inner peripheral portions of the N+ sources 250 and 252 and the N+ drain 254. After removing the photoresist, a subsequently deposited aluminum layer is then photolithographically patterned and etched to form source and drain contacts 272 and 274, respectively, as well as source, drain and gate electrodes (not shown).

An amorphous silicon layer (not shown) may then be deposited over the surface of the wafer which is then photolithographically patterned and etched to expose appropriate emitter and gate pads. During this operation, the amorphous silicon may be etched with a suitable plasma etch.

Preferably, at least some of the implant steps that form the PVG cell and those that form the MOSFET are performed concurrently to reduce the number of masking steps. It is also preferable that at least some of the drive-ins are performed concurrently. Alternatively, when one of the PVG cell or the MOSFET regions receive an implant, the other one is covered with photoresist or oxide. After the diffusion and drive-in steps, the deposition and patterning of the overlaying oxide layer as well as that of the metal layer are performed for both the PVG cell and the MOSFET at the same time.

It should also be noted that, as a further alternative, the PVG cell can be integrated with a vertical MOSFET in which a further trench is formed at the same time as trench 40 and forms the gate structure of a trench MOSFET. In this embodiment, the thin dielectric layer that is formed on the walls of the trench serves as the gate oxide, and the trenches are filled with doped polysilicon that serves as the gate electrode. The p-shallow shelves are typically omitted

and the deep p-type regions are lightly doped to serve as channel regions between the N+ source and drain regions. A further masking step is used on the back surface of the wafer such that the passivating oxide is only formed at the back surface beneath the PVG cells and an additional metal contact is formed at the back surface of the wafer adjacent to the vertical MOSFET.

It should also be noted that a similar device can be formed in an N type substrate in which the PVG cell shown in Figure 7 is integrated with a P channel MOSFET.

Figure 9 shows a still further embodiment of the invention in which the PVG cells shown in Figures 5 and 6 are integrated with and drive a lateral IGBT. In this embodiment, a uniform implant of phosphorus is first applied to the bare silicon surface over the active regions of the IGBT. The phosphorous implant is next driven deep below the top surface of the P- wafer 10 to form an ultra-deep N type "enhancement" region 330. The initial ultra-deep N "enhancement" implant is followed by a very long drive time.

In the next step in the process, an oxide layer is grown atop the surface of the wafer, and a photoresist layer is deposited atop and then appropriately patterned to define windows. Note that this can be done during the trench isolation step. The oxide and the underlying thin oxide are then etched through the spaced windows in the photoresist to expose the silicon surface. Thereafter, the photoresist is removed and a heavy boron dose is implanted deep into the exposed silicon surface areas to form the deep central body portions of regions 332, 334. Following the implant step, there is a typically initial drive of the implant, typically in dry nitrogen plus 1%

oxygen, to obtain an initial drive of 1-2 micrometers, for example.

5 Thereafter, oxide segments are grown over the P+ region 332. The P+ region is initially driven for a short depth to avoid a substantial depletion of the surface boron during the growth of these oxide segments. A photoresist layer is then deposited atop the surface and patterned to define a window pattern by which all oxide except that overlying the P+ region 332 is etched
10 away. The photoresist layer is subsequently removed and a thin gate oxide layer 340 is grown over the fully exposed active area of the wafer.

 A polysilicon layer 342 is then deposited atop the wafer and a photoresist layer is deposited atop the polysilicon. The photoresist is then patterned according
15 to another masking step forming openings and is used as a mask to etch the polysilicon, thus forming windows above the gate oxide layer 340. Thereafter, the gate oxide layer is etched which exposes the remaining polysilicon web and the surface of the silicon substrate, and boron
20 is implanted through the diffusion windows. The boron dose here is much lower than that of the heavy boron dose. This boron dose, after diffusion, will merge with the higher-dose boron region and will form a low
25 concentration P- type channel region 336 which surround and are shallower than the P+ body portion 332 produced from the higher concentration implants. These regions are then typically driven in to reach a predetermined depth. Thus, the lighter doped boron regions, which are
30 annular regions, are formed though it is clear that where these regions overlap the P+ region 332 they merge with one another.

The P(-) shallow "shelves" 336 which surround deep P+ region 332 are lightly doped channel regions extending beneath the gate oxide.

It will be noted that, in each drive including the P- drive in, all junctions continue to move deeper. The N region 330 moves to a lesser degree, and P+ regions 332 move to a somewhat larger degree. It is also known to those skilled in the art that as the diffusions drive deeper they also move laterally, whereby the shallow diffusions 336 ultimately diffuse under the gate oxide.

The surface is then appropriately de-glassed and arsenic atoms are implanted and are driven to form the N+ source region 350 and N+ cathode region 354. A P+ collector or anode region 360 is also formed in the N+ cathode region 354.

Thereafter, an interlayer silicon dioxide or LTO coating 60 is formed over the surface of the chip and is then coated with a photoresist layer which is photolithographically patterned to define a contact mask opening. The surface exposed through the openings in the photoresist is then appropriately etched to expose the underlying inner peripheral portions of the N+ sources and cathode and the central body of the P+ regions.

After removing the photoresist, a subsequently deposited aluminum layer is then photolithographically patterned and etched to form emitter and anode contacts 372 and 374, respectively, as well as emitter, anode and gate electrodes (not shown). The aluminum emitter electrode electrically shorts each of the P+ body regions to the inner periphery of their respective annular N+ source regions.

An amorphous silicon layer (not shown) may then be deposited over the surface of the wafer which is

photolithographically patterned and etched to expose appropriate emitter and gate pads. During this operation, the amorphous silicon may be etched with a suitable plasma etch.

5 P type resurf region 362 may also be formed in the top surface of the device between the P type body regions and the cathode diffusion.

Alternatively, a vertical IGBT may be integrated with the PVG cells. The collector region is
10 formed at the bottom surface of the wafer and, using appropriate photolithographic steps, a metal contact is formed on the back surface of the IGBT portion of the wafer and the passivating oxide formed on the back surface of the PVG cells.

15 It should also be noted that one or more MOSFETs or IGBTs can be integrated with the PVG cells of the invention and can be interconnected to form various circuit devices, such as a three-phase bridge, on a single chip.

20 Moreover, in all of the above devices, a solderable metal layer may be deposited on top of the contact metal layer.

Additionally, any of the above devices can be mounted as a respective chip on a board and may be
25 mounted with an LED insulated therefrom but arranged to produce radiation which illuminates the surface of the wafer or the chip. Any suitable LED can be used.

Although the present invention has been described in relation to particular embodiments thereof,
30 many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be

limited not by the specific disclosure herein, but only by the appended claims.

CLAIMS:

1. A process of fabricating a semiconductor device in a silicon substrate; said process comprising the steps of:

5 patterning and etching away selected regions of
a top surface of said silicon substrate to form a trench
which is spaced from and which encloses a silicon region,
thereby forming at least one isolated cell; forming an
insulator layer on the walls and bottom surface of said
trench and on a portion of the top surface of said
10 substrate that is adjacent to said walls of said trench;
depositing a layer of polysilicon on said top surface of
said substrate and in said trench such that said trench
is filled; and removing a portion of said polysilicon
layer that is formed atop said top surface of said
15 substrate.

2. The process of claim 1 which includes the
step of introducing impurities of one
conductivity type and another conductivity type, which is
of opposite conductivity type to said one conductivity
5 type, into selected regions of a top surface of said
silicon substrate to form first diffused regions.

3. The process of claim 1 or claim 2 which includes the further
steps of:
 depositing an overlaying insulation layer on
 said top surface;
5 patterning and etching away selected portions
of said overlaying insulation layer to form at least an
opening to one of said first diffused regions in a
respective one of said cells and at least another opening
to a second diffused region in an adjoining one of said
10 cells;

depositing a conductive layer;
patterning and etching away portions of said
conductive layer to form at least one interconnecting
contact which contacts said first diffused region of said
15 respective cell and said second diffused region of said
adjoining cell.

4. The process of any one of the preceding claims further comprising
the step of planarizing said top surface of said silicon
substrate by removing portions of said polysilicon layer
and said insulating layer that are formed atop said top
5 surface of said substrate prior to said step of
depositing an overlaying insulation layer.

5. The process of any one of the preceding claims further comprising
the step of coating said top surface of said substrate
with a protective coating prior to said step of removing
a portion of said bottom surface of said silicon
5 substrate.

6. The process of any one of the preceding claims wherein said trench
is formed in a $\langle 100 \rangle$ crystal orientation of said
substrate and is oriented along one of a $\langle 110 \rangle \pm 30$
degrees plane and a $\langle 111 \rangle \pm 30$ degrees plane of said
5 silicon substrate.

7. A semiconductor device formed in a silicon
substrate of one conductivity type, said device
comprising:

5 a trench formed in said silicon substrate which
separates and surrounds each of at least two cells formed
in said substrate and which extends from a top surface of
said substrate to a bottom surface of said substrate;
a wall insulating layer formed on the walls of
said trench;

10 a region of polysilicon formed in said trench and extending from said top surface to said bottom surface of said substrate between said layer of insulating material, thereby filling said trenches;

15 at least one of said cells comprising a first region of one of said one conductivity type and of another conductivity type, which is of opposite conductivity type to said one conductivity type, formed in said top surface of said silicon substrate;

20 an overlaying insulation layer formed atop said top surface of said silicon substrate and having at least an opening to said first region in a respective one of said cells and at least another opening to a second region in an adjoining one of said cells; and

25 a conductive layer comprising at least one interconnecting contact which connects said first region of said respective cell and said second region of said adjoining cell.

8. The device of claim 7 wherein said wall insulating layer is selected from the group consisting of silicon dioxide and TEOS.

9. The device of claim 7 or claim 8 further comprising a passivation layer formed on said bottom surface of said silicon substrate.

10. A semiconductor device formed in a silicon substrate of one conductivity type, said device comprising:

5 a trench formed in said silicon substrate which separates and surrounds each of at least two cells formed in said substrate and which extends from a top surface of said substrate to a bottom surface of said substrate;

a wall insulating layer formed on the walls of said trench; and

10 a region of polysilicon formed in said trench and extending from said top surface to said bottom surface of said substrate between said layer of insulating material, thereby filling said trenches;

at least one of said cells comprising:

15 a layer of another conductivity type, which is of opposite conductivity type to said one conductivity type, formed in said top surface of said substrate;

20 a contact region of said another conductivity type formed in said top surface and being more heavily doped than said layer of said another conductivity type;

a body region of said one conductivity type formed in said top surface and being spaced from and surrounding said contact region;

25 a source region of said another conductivity type formed in a portion of said body region at said top surface and forming a channel region in said top surface between said source region and said layer;

30 a gate electrode disposed atop said top surface and overlaying and being insulated from said channel region and being operable to invert said channel region in response to a suitable gate voltage supplied thereto;

35 an overlaying insulation layer being further formed atop said layer on said top surface of said silicon substrate and atop said gate electrode and having at least one opening to said source region and at least one opening to said contact region;

at least one source contact formed of a conductive layer in said opening to said source region; and

40 at least one drain contact formed of said conductive layer in said opening to said contact region.

11. A semiconductor device formed in a silicon substrate of one conductivity type, said device comprising:

5 a trench formed in said silicon substrate which separates and surrounds each of at least two cells formed in said substrate and which extends from a top surface of said substrate to a bottom surface of said substrate;

a wall insulating layer formed on the walls of said trench; and

10 a region of polysilicon formed in said trench and extending from said top surface to said bottom surface of said substrate between said layer of insulating material, thereby filling said trenches;

at least one of said cells comprising:

15 a layer of another conductivity type, which is of opposite conductivity type to said one conductivity type, formed in said top surface of said substrate;

a cathode region of said another conductivity type formed in said top surface and being more heavily doped than said layer of said another conductivity type;

20 an anode region of said one conductivity type formed in said cathode region at said top surface;

a body region of said one conductivity type formed in said top surface and being spaced from and surrounding said contact region;

25 a source region of said another conductivity type formed in a portion of said body region at said top surface and forming a channel region in said top surface between said source region and said layer;

30 a gate electrode disposed atop said top surface and overlaying and being insulated from said channel region and being operable to invert said channel region in response to a suitable gate voltage supplied thereto;

35 an overlaying insulation layer being further formed atop said layer on said top surface of said

silicon substrate and atop said gate electrode and having at least one opening to said source region and at least one opening to said anode region;

40 at least one source contact formed of a conductive layer in said opening to said source region; and

 at least one anode contact formed of said conductive layer in said opening to said anode region.

12. A process of fabricating a semiconductor device substantially as hereinbefore described and with reference to the accompanying drawings.

13. A semiconductor device substantially as herein described and with reference to the accompanying drawings.



Application No: GB 9804274.0
Claims searched: 1-6

Examiner: C.D.Stone
Date of search: 19 May 1998

Patents Act 1977
Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK Cl (Ed.P): H1K(KGCCT)

Int Cl (Ed.6): H01L

Other:

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
X	GB 2148593 A HITACHI	1
X	GB 2148591 A HITACHI	1
X	EP 0653785 A2 NIPPONDENSO	1
X	EP 0615286 A2 NIPPONDENSO	1
X	EP 0459397 A2 TOSHIBA	1
X	EP 0451454 A2 TOSHIBA	1
X	EP 0435550 A2 NEC	1
X	US 4546538 OKI ELECTRIC	1

X Document indicating lack of novelty or inventive step
Y Document indicating lack of inventive step if combined with one or more other documents of same category.

A Document indicating technological background and/or state of the art.
P Document published on or after the declared priority date but before the filing date of this invention.

E Patent document published on or after, but with priority date earlier than the filing date of this application.